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I. INTRODUCTION
THE next generation wireless network, 5G, is expected toprovide ubiquitous connections to billions of devices as
well as to unlock many new services with multi-Gigabit-per-
second data transmission. To meet ever increasing demands for
higher data rates and larger capacity, new modulation schemes
have been developed and wider frequency bands, e.g., at mm-
wave, have been designated to 5G [1], [2]. Massive multi-input
multi-output (MIMO), that uses a large number of antennas at
the transmitter and receiver, has been considered as one of the
key enabling technologies in 5G to improve data throughput
and spectrum efficiency [3]. These new application scenarios
pose stringent requirements on the wireless transceiver front-
ends and call for special considerations at both circuit and
system design levels. In the transmitter, power amplifiers (PAs)
should accommodate complex modulated signals, featuring
high peak-to-average power ratio (PAPR) and wide modulation
bandwidth. Moreover, in massive MIMO arrays, the PAs
should maintain high average efficiency to mitigate thermal
cooling issues.
Several PA architectures have been adopted to efficiently
amplify signals with large PAPR. The popular architectures
include envelope tracking, outphasing and Doherty. Since its
first introduction in 1936 [4], the Doherty power amplifier
(DPA) has been extensively explored and it has become one of
the most widely used PA architectures in the existing cellular
base stations. The DPA basically consists of two amplifiers
having their output power combined through a load modulation
network. It can maintain high efficiency over a large power
range and it features a simple circuit implementation compared
to the other architectures. Recent research also shows that it
has a capability of operating at mm-wave frequencies [5].
Unfortunately, the classical DPA suffers intrinsic bandwidth
limitations, mainly due to narrow-band quarter-wavelength
transmissions lines used for impedance transformation. Band-
width extension is thus an important consideration in modern
DPA designs and it has received increasing attention in recent
research, especially for wideband 5G applications. There are
number of review papers on DPAs published in the past years
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[6]–[11]. However, there is no complete review on broadband
design techniques for the DPA, an essential subject for 5G
wireless transmitters.
In this paper, we present a comprehensive review and
critical discussion on bandwidth enhancement techniques for
the DPA proposed in the literature, in order to provide a
thorough understating of broadband design of DPA for high-
efficiency 5G wireless transmitters. The paper is organized
as follows. In Section II, we discuss the main bandwidth
limitation factors. In Section III, we review various bandwidth
enhancement techniques for the DPA, including modified load
modulation networks, frequency response optimization, para-
sitic compensation, post-matching, distributed DPA, and dual-
input digital DPA. This section also covers transformer-based
power combining PA and transformer-less load modulated
PA architectures, which have a similar operation as in the
conventional DPAs. Challenges and design techniques for
integrated circuit (IC) implementation of broadband DPA are
discussed in Section IV. Finally, concluding remarks are given
in Section V.
II. DPA BANDWIDTH LIMITATION
The basic DPA architecture is shown in Fig. 1, where the
carrier amplifier is biased in a class-B mode while the peaking
amplifier is biased in a class-C mode. At high input power
levels, both amplifiers are active and deliver power to the
load impedance. The characteristic impedances of the quarter
wavelength (λ/4) transmission lines TL1 and TL2 are chosen
such that both amplifiers see their optimum load resistance to
provide maximum power and efficiency. When the input power
level is low, only the carrier amplifier is active in providing
the output power. The load resistance presented to the carrier
amplifier is increased by the transmission line TL1, operating
as an impedance inverter and serving to improve the DPA
efficiency at lower output power levels. The λ/4 transmission
line at the input of peaking amplifier provides a −90◦ phase
shift to ensure proper combining of output power from two
amplifiers at the common output node. There are several
factors contributing to bandwidth limitation of the DPA which
will be discussed in the following. We provide new insights
using theoretical derivation of the impedance presented to the
carrier amplifier at the peak power and back-off.
A. Output Network
The main bandwidth-limiting element of the DPA is usually
the impedance inverter TL1. This can be shown by exploring
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Fig. 1. The basic DPA architecture.
Fig. 2. Real part of the normalized impedance presented to the carrier
amplifier at peak power and 6-dB back-off. The DPA bandwidth is mainly
limited by the back-off impedance.
the impedances presented to the carrier amplifier at the peak
output power and back-off. The characteristic impedances of
the λ/4 transmission lines, assuming a symmetric transistor
configuration (i.e., transistors in the carrier and peak amplifiers
are identical), are chosen as
Z1 = Ropt (1)
Z2 =
√
1
2
RLRopt, (2)
where Ropt is the optimum load impedance of the carrier and
peaking transistors [6]. The transmission line TL2 transforms
the load impedance RL into Z22/RL = Ropt/2 at the common
output node. At peak power, where the two amplifiers deliver
identical output currents, each of them sees the optimum
impedance, Ropt. The characteristic impedance of TL1 is
chosen to match the optimum load resistance at peak power.
Thus, impedance Ropt is presented to both amplifiers. At
6-dB back-off, the peaking amplifier is turned off, and the
impedance presented to the carrier amplifier, assuming the
peaking amplifier presents an open circuit, is Z21/(Ropt/2) =
2Ropt. It is noticed that the impedance transformation ratio of
the impedance inverter TL1 is 1 at the peak power and 4 at
the 6-dB back-off. This limits the bandwidth of the DPA at
back-off. In order to illustrate this bandwidth limitation, we
compare the impedance presented to the carrier amplifier at
the peak power and 6-dB back-off. Assuming that the load
presented to the output of impedance inverter TL1 is kRopt
Fig. 3. Real part of the normalized impedance presented to the carrier
amplifier at peak power (top) and 6-dB back-off (bottom) for different values
of m =
√
Ropt/2RL (ideally, m = 1). The bandwidth at back-off can be
improved using a proper value of m.
(k = 1 at peak power and k = 0.5 at back-off), it can be
shown that
Zc(f) = Ropt
k + j tan(pi2
f
f0
)
1 + jk tan(pi2
f
f0
)
. (3)
The real part of Zc(f), normalized to Ropt, at the peak
power and 6-dB back-off is depicted in Fig. 2. A narrower
bandwidth is observed at back-off. The fractional band-
width for 20% reduction in the real part of the impedance,
roughly corresponding to 1-dB drop in output power (Pout =
Re{ZL}I2m/2), is 38% at back-off.
The transmission line TL2 operates as an impedance
matching network that should transform RL to Ropt/2 over
the bandwidth. It can limit the DPA bandwidth when the
impedance transformation ratio, 2RL/Ropt, is excessive. To
investigate the bandwidth limitation effect of TL2, we derive
the impedance presented to the carrier amplifier. It can be
shown that the impedance Zc(f) can be derived from (3) by
replacing the parameter k with kc given by
kc = k
1
m + j tan(
pi
2
f
f0
)
m+ j tan(pi2
f
f0
)
, (4)
where m =
√
Ropt/2RL. The real part of the impedance
at peak power and back-off is shown in Fig. 3. For m <
1, the bandwidth degrades compared to the ideal case m =
1, while for m > 1 higher bandwidth is achieved, but with
additional peaks in the real part of the impedance at peak
3Fig. 4. Real part of the impedance presented to the carrier amplifier at peak
power and 6-dB back-off by replacing TL2 with a two-section impedance
transformer composed of two λ/4 transmission lines.
power, leading to variations in the output power and efficiency
over the bandwidth. For m = 0.5, the fractional bandwidth for
20% reduction in the real part of the impedance at back-off is
18%, while for m = 1.5 it is 62%. This shows the advantage
of using transistors with large Ropt, e.g., GaN devices, in the
realization of broadband DPAs. Note that the characteristic
impedance of TL2 is given by Z2 = mRL, which can become
unfeasible if m is too large.
The TL2 transmission line can be replaced by a higher-
order matching network to improve its bandwidth. For exam-
ple, a two-section impedance transformer composed of two
λ/4 transmission lines with the characteristic impedances of
Z2a =
√
mRL and Z2b = m
√
mRL will lower the impedance
transformation ratio (m for each transmission line compared
to m2 in the previous case) thus extending the bandwidth, as
shown in Fig. 4. The fractional bandwidth for 20% reduction
in the real part of the impedance at back-off is 38% for all
values of m. Also, the real part of the impedance at peak
power exhibits much smaller variations over the bandwidth.
It should be noted that this technique is not effective
for the transmission line TL1 which should operate as an
impedance inverter. To clarify this point, we note that a
higher-order matching network is designed for a given set of
source and load impedances. If the load resistance is doubled,
for example, its frequency response degrades. An impedance
inverter, however, is a special impedance transformer in that
its input impedance is proportional to the inverse of the load
impedance. It is not straightforward to realize a broadband
impedance inverter by replacing a λ/4 transmission line with
Fig. 5. Conventional techniques to absorb output parasitic capacitances of
transistors into the impedance inverter (a) reduced-length transmission line,
(b) lumped-element transmission line.
a higher-order network.
A DPA with asymmetric (i.e., of unequal size) transistors is
used to amplify signals with PAPR larger than 6 dB. Assuming
the strength of peaking transistor is N times of the carrier
transistor, the peak efficiency is achieved at 20 log(N + 1)-dB
back-off. The characteristic impedance of TL1 is the same as
in the symmetric DPA, i.e., Z1 = Ropt, while for TL2 it is
given by
Z2 =
√
1
N + 1
RLRopt. (5)
The load impedance is transformed to Ropt/(N + 1) at
the common node. The impedance presented to the carrier
transistor is Ropt at peak power and (N + 1)Ropt at back-
off, while the impedance Ropt/N is presented to the peaking
amplifier at peak power (it is the optimum impedance of
the peaking transistor as its size is N times of the carrier
transistor). It is emphasized that the impedance transformation
ratio of TL1 at back-off is increased to (N + 1)RL/Ropt,
limiting the bandwidth of the asymmetric DPA. Moreover, the
impedance transformation ratio for TL2 is (N + 1)RL/Ropt,
which can be larger than that of the symmetric DPA, further
limiting the bandwidth.
B. Parasitic Capacitances
Parasitic capacitances of the transistors can limit the DPA
bandwidth. The drain-source capacitance Cds can affect the
impedance presented to the amplifiers thus limiting the band-
width of the load modulation network. A solution is to absorb
the transistors’ parasitic capacitances into the impedance in-
verter network using the reduced-length or lumped-element
equivalent circuit of a transmission line, as shown in Fig. 5.
Unfortunately, both equivalent circuits are only valid at a
single frequency and their frequency response deviates from
the original circuit. Moreover, there is a limit on the parasitic
capacitance that can be absorbed by the impedance inverter
circuit. In Fig. 5(a), a large capacitance leads to a large
characteristic impedance and unrealistic transmission line,
while in Fig. 5(b) Cds should be smaller than C = 1/Z0ω0.
We investigate the impedance presented to the carrier amplifier
4Fig. 6. The real part of the impedance presented to the carrier amplifier
using a reduced-length transmission line for parasitic absorption. Normalized
parasitic capacitance ω0CRopt is 0 (square), 0.25 (circle), 0.5 (triangle).
Fig. 7. Real part of the impedance presented to the carrier amplifier using
a lumped-element transmission line. The DPA bandwidth is limited now by
both the peak power and back-off impedances.
in these two cases and compare the results with a transmission
line based impedance inverter.
The real part of the impedance in the former case is
plotted in Fig. 6 for different parasitic capacitances. The
circuit bandwidth degrades as the capacitance C increases.
Moreover, this technique requires a transmission line with
higher characteristic impedance, i.e., narrower width, which
may not be feasible due to process limitations. To effectively
use this circuit in an asymmetric DPA (i.e., with stronger
peaking transistor), an extra capacitance should be added to
the output of the carrier transistor to equalize the two parasitic
capacitances, thus further limiting the bandwidth.
In the second case of Fig. 5(b), the real part of the Zc
impedance is depicted in Fig. 7, indicating bandwidth at peak
power and back-off is reduced compared to the results in
Fig. 2. Other circuit techniques, including offset lines, resonant
circuits, and compensation networks, have been proposed to
cancel the Cds effects, but these circuits are usually narrow-
band [6], [9], [36].
The gate-source capacitance Cgs also limits the bandwidth
of the input power splitter and phase alignment network.
The impedance matching network used to match the input
impedance of the transistors to the power splitter can limit the
bandwidth for large Cgs. The Cgs nonlinearity, especially for
the class-C biased peaking transistor, leads to a dependency
of the input impedance (and, as a result, of the input power
division ratio) on the input power. This will degrade the DPA
linearity [12].
The gate-drain capacitance Cgd presents a nonlinear
impedance at the input of the transistors through the Miller’s
effect. The impedance nonlinearity is more severe for the
carrier amplifier whose load impedance varies by a factor of
2, i.e., from Ropt at the peak power to 2Ropt at the 6-dB
back-off. Therefore, Cgd can limit the bandwidth and degrade
linearity of the DPA [13].
C. Input Network
The input power splitter and phase shift network can con-
stitute another source of bandwidth limitation. In a separate
implementation of the power splitter, e.g., a Wilkinson power
splitter, and phase shift network, e.g., a λ/4 transmission line,
bandwidth is mainly limited by a narrowband phase response
of the λ/4 transmission line. A wider bandwidth can be
achieved by merging the two functions in a quadrature coupler,
e.g., a Lange coupler or branch line coupler. Further band-
width enhancement can be achieved by using multi-section
Wilkinson power divider or branch line coupler. However,
this implementation increases the circuit size and may become
infeasible for IC implementations at low frequencies.
III. DPA BANDWIDTH EXTENSION TECHNIQUES
In this section, we provide a review of bandwidth extension
techniques for the DPA. In Table I, a performance summary
is presented for broadband DPAs using various bandwidth
extension techniques.
A. DPA with Modified Load Modulation Network
1) Modified Impedance of Transmission Lines: As stated
earlier, in the conventional DPA architecture, assuming sym-
metrical transistors, the impedance transformation ratio of the
impedance inverter is 1 at peak power and 4 at 6-dB back-off,
thus limiting the DPA bandwidth at back-off. A number of
DPA architectures with modified characteristic impedance of
transmission lines were proposed to mitigate this issue.
In [14], the common load impedance was increased from
Ropt/2 to a higher value, e.g.,
√
2Ropt/2. This reduces the
impedance transformation ratio at 6-dB back-off to 2
√
2 ∼=
2.8. Therefore, the drain efficiency bandwidth extends as
compared to that in the conventional DPA. The character-
istic impedances of the transmission lines are chosen as
Z1 =
4
√
2Ropt and Z2 =
√
RLRopt/
4
√
2. The load impedance
presented to the peaking amplifier at saturation is
√
2Ropt,
which is higher than its optimum value. This leads to the
degradation of output power and efficiency at saturation. A
GaN DPA designed using this technique achieves 41–55%
drain efficiency at 6-dB back-off in 1.7–2.6 GHz (42%).
A modified DPA architecture was proposed in [15], [16],
where the characteristic impedance of the impedance inverter
is chosen identical to the load resistance, Z1 = RL, as shown
in Fig. 8. A frequency-independent impedance is thus pre-
sented to the carrier amplifier at back-off, thus improving the
5TABLE I
PERFORMANCE OF BROADBAND DPAS USING VARIOUS BANDWIDTH EXTENSION TECHNIQUES.
Ref. Bandwidth Peak Pout ηPP ηBO BO Transistor
Modified Impedance of Transmission Lines
[14] 1.7–2.6 GHz (42%) 42–45 dBm 55–60% 41–55% 6 dB GaN
[15] 0.7–1.0 GHz (35%) 49–51 dBm 60–75% 52–68% 6 dB GaN
[16] 1.5–2.4 GHz (47%) 42 dBm 52–66% 49–62% 6 dB GaN
[17] 0.55–1.1 GHz (67%) 42–43.5 dBm 56–72% 40–52% 6 dB GaN
Two-Section Peaking Network
[18] 2.1–2.7 GHz (25%) 42.7–43.8 dBm 68–74% 52–58% 5–6 dB GaN
[21] 1.0–2.6 GHz (83%) 40–42 dBm 45–83% 35–58% 6 dB GaN
[23] 2.1–2.66 GHz (24%) 43 dBm 57–84% 39–67% 6 dB GaN
Networks Based on Branch-Line Couplers
[25] 1.95–2.25 GHz (14%) 41.5–42 dBm 65–65% 48–50% 6 dB GaN
[26] 1.67–2.41 GHz (36%) 39–41 dBm 53–72% 43–59% 6 dB GaN
Peaking Network With Shunt Short-Circuited Stub
[27] 1.5–2.5 GHz (52%) 42–44.5 dBm 55–75% 42–53% 6 dB GaN
[28] 2.0–2.6 GHz (26%) 44–45 dBm 53-76% 40–47% 8 dB GaN
Frequency Response Optimization
[30] 2.2–2.96 GHz (30%) 40–41.5 dBm 52–68% 40–47% 5–6 dB GaN
[31] 1.7–2.25 GHz (28%) 48.2–49.6 dBm 65–77% 53–65% 6 dB GaN
[32] 1.5–2.4 GHz (47%) 43–44 dBm 57–75% 45–54% 7 dB GaN
Parasitic Compensation
[34] 3.0–3.6 GHz (18%) 43–44 dBm 55–66% 38–56% 6 dB GaN
[35] 1.5–3.8 GHz (87%) 42.3–43.4 dBm 42–63% 33–55% 6 dB GaN
[36] 0.65–0.95 GHz (37.5%) 54 dBm 51–72% 50–60% 4 dB LDMOS
[37] 1.7–2.8 GHz (49%) 44–44.5 dBm 57–71% 50–55% 6 dB GaN
Post-Matching DPA
[38] 1.7–2.6 GHz (43%) 44–46 dBm 57–66% 47–57% 6 dB GaN
[39] 1.8–2.7 GHz (40%) 41 dBm 57–73% 47–54% 6 dB GaN
[40] 0.9–1.8 GHz (70.7%) 49.7–51.4 dBm 54–73% 42–58% 6 dB GaN
[42] 1.65–2.75 GHz (50%) 44–46 dBm 60–77% 52–66% 6 dB GaN
[44] 1.6–2.7 GHz (53%) 43.8–45.2 dBm 56–75% 46–63% 6 dB GaN
Dual-Input DPA
[49] 1–3 GHz (100%) 43–45 dBm 45–68% 48–68% 6 dB GaN
Transformer-Less Load Modulation PA
[52] 2.0–2.45 GHz (20%) 40–42 dBm 56–67% 40-45% 6 dB GaN
[54] 1.6–2.0 GHz (22%) 31–34 dBm 47–64% 20–50% 6 dB GaN
RL
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VDD,p
Z1 = RL
Zc
Zp
Ic
Ip
Fig. 8. Modified DPA architecture with improved back-off bandwidth
proposed in [15], [16].
DPA bandwidth. The impedances Zc and Zp are manipulated
to achieve broadband performance at both the peak power
and back-off by proper control of the relative phase and
amplitude of the carrier and peaking amplifier currents, Ic
and Ip. Asymmetric drain supply voltages are used for the
carrier and peaking amplifiers, and it is shown that the power
back-off level can be reconfigured by the ratio of two supply
voltages. Using this technique, a GaN DPA was presented in
[15] with 52–68% efficiency at 6-dB back-off, in 0.7–1.0 GHz
(35%). In [16], a broadband GaN DPA with two RF inputs was
reported, achieving 49–62% efficiency at 6-dB back-off in 1.5–
2.4 GHz (47%). The need for unequal drain bias voltages is a
drawback of this architecture, as one of the transistors should
operate at a supply voltage lower than the maximum level
allowed by the process. However, the advantage is being able
to reconfigure the back-off level to accommodate modulated
signals with different PAPR.
Another broadband DPA design approach was presented in
[17], where the characteristic impedances of the two transmis-
sion lines are determined for impedance transformation with
maximally flat frequency response. The resulting impedances
are derived as
Z1 =
√
1 + 1/
√
α
2α
Ropt (6)
Z2 =
√
1 + 1/
√
α
2
Ropt, (7)
6Fig. 9. Theoretical drain efficiency of the DPA with maximally flat frequency
response compared to the conventional DPA [17].
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Fig. 10. The DPA architecture with two-section peaking network for band-
width extension at back-off.
where α is the back-off level (0.5 for the 6-dB back-off). The
phase and magnitude of the current profiles are set based on the
input power and frequency. This architecture requires asym-
metric supply voltages for the carrier and peaking amplifier,
related as
VDD,p =
√
1 + 1/
√
α
2α
VDD,c. (8)
The theoretical efficiency of this DPA architecture is compared
with the conventional DPA in Fig. 9, where it is noticed
that the DPA with maximally flat frequency response provides
notable efficiency enhancement at back-off. A GaN DPA with
two RF inputs is implemented based on this architecture. It
exhibits drain efficiency of 40–52% at 6-dB back-off in 0.55–
1.10 GHz (67%). The main advantage there is the broadband
operation achieved through using optimum carrier and peaking
impedances, while the need for asymmetric supply voltages
limits the power capability of the carrier transistor.
2) Two-Section Peaking Network: Yet another modified
DPA architecture with two λ/4 transmission lines in the
peaking network is shown in Fig. 10. The output impedance
transformation network is eliminated, while characteristic
impedances of the transmission lines are established to achieve
a broadband response. This architecture has been extensively
investigated and different design criteria have been derived for
its optimal operation [18]-[23].
In [18], the characteristic impedances of the transmission
lines, assuming RL and Ropt of 50 Ω, are chosen as Z1 =
Z2 = 50
√
2 ∼= 70.7 Ω and Z3 = 50 Ω. In the proposed
architecture, the impedance inverter TL1 performs a 100-
to-50 Ω transformation at peak power and a 50-to-100 Ω
transformation at 6-dB back-off. Therefore, the impedance
transformation ratio is 2 in both cases, leading to an extended
bandwidth at back-off but reduced bandwidth at peak power. A
broadband DPA with 40–45% drain efficiency at 6.5 dB back-
off and 2.1–2.7 GHz (25%) bandwidth was designed using
this architecture based on GaN class-E amplifiers.
In [23], a generalized design approach was presented for
this DPA architecture. Assuming transistors with the same
optimum load resistance, it is shown that to achieve broad-
band efficiency at back-off and peak power, the characteristic
impedances of the transmission lines should be chosen as
Z1 =
Ropt
m
(9)
Z2 =
Ropt
m
√
m
(10)
Z3 =
Ropt√
m
(11)
where m =
√
Ropt/2RL. The impedance transformation ratio
for TL1 is derived as m2 at peak power and 4m2 at 6-dB
back-off, while for TL2,3 it is given by m at peak power. It
is noticed that for m = 1, this architecture provides the same
results as the conventional DPA, while for m = 0.5 the largest
bandwidth is obtained at back-off. The DPAs reported in [19],
[20], [21] are special cases of this architecture with m of 0.6,
0.6, and 0.4, respectively. A GaN DPA presented in [23] was
based on a class-E PA and the output combiner with m = 0.5,
achieving drain efficiency of 39–67% at 6-dB back-off in 2.1–
2.66 GHz (24%). In [21], [22] a GaN DPA is designed using
this architecture with drain efficiency of 35–58% at 6-dB back-
off in 1.0–2.6 GHz (83%). A broad bandwidth is achieved, but
with large drain efficiency variations over the bandwidth. This
indicates that the load modulation network is not capable of
providing a constant optimum load resistance over the band-
width for the transistors. This architecture was used in [24]
to realize an LDMOS broadband push-pull DPA. The DPA
provides 700 W output power and over 40% average drain
efficiency for a signal with 7.5 dB PAPR in the bandwidth of
522–762 MHz (37%). This architecture has a straightforward
design procedure and can provide wide bandwidth at back-off.
Its drawbacks are large variations of the drain efficiency within
the bandwidth and the extra quarter-wavelength transmission
line.
More complicated load modulation networks based on
branch-line couplers were proposed in [25] and [26]. However,
as can be noticed in Table I, the reported bandwidths are lower
than those achieved using the two-section peaking network
with a simpler structure.
3) Peaking Network With Shunt Short-Circuited Stub:
In [27], a λ/4 shunt short-circuited stub was added at the
output of peaking amplifier to improve the bandwidth of the
load modulation network, as shown in Fig. 11. This stub
modifies the impedance presented to the impedance-inverting
transmission line in order to compensate for the drop in
impedance seen by the carrier amplifier. The characteristic
impedances of the impedance inverter and the short-circuited
7RL
Carrier PA
Peaking PA
Z1 , λ/4
Zs , λ/4
Fig. 11. The DPA bandwidth extension using short-circuited stub [27].
Fig. 12. The impedance presented to the carrier amplifier of the DPA with
short-circuited stub at peak power and 6-dB back-off (solid lines) compared
to the conventional DPA (dashed lines).
stub are chosen as Z1 = 50
√
2 Ω and Zs = 120 Ω. Simulation
results for the carrier impedance Zc at the back-off and peak
power for the proposed and conventional DPA architectures
are compared in Fig. 12. It is noticed that the real part of the
carrier impedance exhibits significant bandwidth improvement
in back-off. The larger impedance at band edges can degrade
the DPA efficiency at peak power. A GaN DPA designed
using this technique provides 42–53% drain efficiency at 6-dB
back-off, in 1.5–2.5 GHz (52%). Another GaN DPA designed
based on this technique, with two peaking amplifiers and a
carrier amplifier, achieves 40–47% drain efficiency at 8-dB
back-off in 2.0–2.6 GHz (26%) [28]. The main advantage
of this architecture is that the broadband operation can be
achieved by using only an extra transmission line. However,
the characteristic impedance of this transmission line may
become too large, thus impractical.
A similar DPA architecture was proposed in [29], where a
parallel LC network is used instead of the short-circuit stub.
The parallel network resonates at the center of the frequency
band, while it improves bandwidth of the carrier impedance
at back-off. The DPA exhibits 48–56% drain efficiency at the
6-dB back-off in 700–950 MHz (30%).
B. Frequency Response Optimization
A broadband design approach for the DPA is based on
optimization of the overall frequency response [30], [31], [32].
In [30], a “real frequency” technique is used for synthesis of
matching networks. The DPA output network is represented
by three two-port networks, shown in Fig. 13. Their scattering
RL
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Fig. 13. The DPA model based on two-port networks for real frequency
design technique [30].
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Fig. 14. Parasitic capacitance cancellation using parallel inductors.
parameters are determined based on conditions that should be
satisfied by the impedances at both saturation and back-off. If a
high back-off efficiency is the most important design target, the
optimum load impedance, Zc,opt,BO, should be presented to
the transistors at back-off, while the impedances at saturation
can only reach a sub-optimum value. The load impedance,
ZL, should be optimized to provide a broadband response
to the carrier amplifier at back-off. The output impedance
of the peaking amplifier network, Zout,p, should be close to
open-circuit to avoid power leakage from the carrier amplifier
at back-off. Using this technique, a broadband GaN DPA is
designed in which a drain efficiency of 40–47% at 5–6 dB
back-off is achieved in 2.2–2.96 GHz (30%).
In [31], the frequency-dependent back-off efficiency degra-
dation is minimized by a proper design of the carrier amplifier
output matching network to compensate for the effect of
frequency-sensitive impedance of the inverter. The impedance
presented to the carrier amplifier at back-off exhibits a broad-
band real part. A GaN DPA designed based on this technique
provides 53–65% drain efficiency at the 6-dB back-off in 1.7–
2.25 GHz (28%).
In [32], a multi-objective Bayesian optimization is used to
design a broadband GaN DPA. It is shown that this optimiza-
tion strategy outperforms a built-in optimizer of commercial
electronic design tool. The DPA achieves 20-W output power,
45–54% average drain efficiency at 7 dB back-off for a 20-
MHz single carrier LTE signal in the bandwidth of 1.5–2.4
GHz (47%).
C. Parasitic Compensation
The bandwidth of the DPA can be limited by parasitic
capacitances of the transistors. Furthermore, output parasitic
components alter impedances presented to the intrinsic drain
nodes of transistors, leading to variations of the output power
and efficiency over the bandwidth. Several parasitic compen-
sation techniques have been presented for the DPA [33]–[37].
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A basic solution, discussed before, is to absorb the output
parasitic capacitances into the impedance inverter network
using the reduced-length or lumped-element equivalent circuit
of a transmission line. Another technique is to use parallel
inductors to resonate with the parasitic capacitances (see
Fig. 14). However, the cancellation is achieved only at a single
frequency and loss of the inductors can degrade the DPA
efficiency.
In [34], wideband reactive networks are cascaded with the
output of the carrier and peaking amplifiers to compensate for
their output parasitic components, shown in Fig. 15. The com-
pensation network is designed such that the overall two-port
network (i.e., the cascaded networks) provides the scattering
parameters of S11 = S22 = 0 and S21 = S12 = ±1. Nev-
ertheless, achieving these conditions over a wide bandwidth,
especially the phase response, is not trivial. The implemented
GaN DPA achieves the drain efficiency of 38–56% at the 6-
dB back-off in 3.0–3.6 GHz (18%). Another GaN DPA with
parasitic compensation is presented in [35], which achieves
33–55% drain efficiency at 6-dB back-off in 1.5–3.8 GHz
(87%). It is noted that the efficiency exhibits large variations
in the reported bandwidth.
A design technique for a broadband impedance inverter
in the presence of large parasitic capacitances was proposed
in [36]. Shown in Fig. 16, the DPA architecture is based
on the two-section peaking network previously discussed. In
the conventional parasitic absorption technique, the parasitic
capacitances of the carrier and peaking transistors are absorbed
into the transmission lines TL1 and TL2 by shortening their
length and increasing their characteristic impedance. It is
proposed there to replace the transmission line TL3 with an
equivalent circuit of two shunt inductors and a transmission
line with longer length. This topological transformation is
performed such that the extra inductors can compensate for
the extra capacitance introduced by shortening the length
of transmission lines TL1 and TL2. It is shown that this
cancellation can be obtained over a wide bandwidth. A DPA
designed based on this technique, and implemented using
silicon LDMOS transistors, features average drain efficiency
of 37–47% and average output power of 49 dBm in 650–950
MHz (37.5%), for a 20-MHz LTE signal with 7.5 dB PAPR.
D. Post-Matching DPA
In the post-matching DPA architecture proposed in [38],
the impedance matching networks of the carrier and peak-
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Fig. 16. Parasitic-compensated load modulation network proposed in [36].
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Fig. 17. The post-matching DPA proposed in [38].
ing amplifiers are realized by simple low-pass networks in
order to extend the bandwidth. Furthermore, a broadband
impedance matching network is used at the output of DPA
to transform the load resistance into the optimum resistance
for broadband operation (Fig. 17). This is different from the
conventional impedance matching network at the DPA output
which transforms the 50-Ω load resistance to a fixed resis-
tance (e.g., 2Ropt). This post-matching network provides an
appropriate frequency-dependent impedance for the low-order
impedance inverters. The implemented GaN DPA achieves
drain efficiency of 47–57% at 6-dB back-off in 1.7–2.6 GHz
(43%). Modulation measurements using a 20-MHz LTE signal
with 10.5 dB PAPR indicate higher than 40% average drain
efficiency. In [39], second-harmonic short-circuit networks are
included into the post-matching DPA to improve efficiency.
The implemented GaN DPA provides drain efficiency of 47–
54% at 6-dB back-off in 1.8–2.7 GHz (40%).
A modified version of this architecture was proposed in [40],
9where a multiple-resonance circuit is used for the peaking
amplifier. The resonant network is designed to provide an
optimum load resistance to the peaking transistor at the band
center, while providing an optimum susceptance Bopt(ω) at
its output to broaden the bandwidth of the lumped-element
impedance inverter at the carrier amplifier. A broadband post-
matching network transforms the load resistance into the
optimum load impedance required at the common node. A
DPA designed using this architecture 42–58% drain efficiency
at 6-dB back-off in 0.9–1.8 GHz (70.7%).
The continuous-mode theory of power amplifiers was pro-
posed in [41] to provide an extended design space for funda-
mental and harmonic load impedances. The fundamental load
impedance is extended from a resistance Ropt to a complex
impedance, while the harmonic impedances are modified ap-
propriately (e.g., the short-circuit second-harmonic impedance
is replaced with a reactive impedance). This extended design
space enables realization of broadband harmonic-tuned power
amplifiers. This idea was extended to a DPA in [42]. Its
architecture is similar to the post-matching DPA, where a post-
harmonic tuning network has replaced the output matching
network. This network is designed to provide optimum load
impedance at fundamental and harmonic frequencies. It is
shown that using an optimally designed post-harmonic tuning
network in the DPA, the average output power and efficiency,
for a 20-MHz 7.5-dB PAPR LTE signal, can be improved by
2 dB and 10%, respectively. A GaN DPA designed based
on this architecture features 52–66% drain efficiency at 6-
dB back-off in 1.65–2.75 GHz (50%). Another DPA using
a similar architecture achieves 200 W output power and 40–
52% drain efficiency at 6-dB back-off in 1.7–2.7 GHz (47%)
[43]. In [44], the output parasitic impedance of the peaking
amplifier is employed to provide the optimum load impedance
conditions for continuous-mode operation of the carrier tran-
sistor. The DPA achieves 46.5–63.5% drain efficiency at 6-dB
back-off in 1.6–2.7 GHz (53%).
E. Distributed DPA
A distributed amplifier can provide broad bandwidth by
absorbing the transistors’ input and output parasitic capac-
itances into the transmission lines connected to the gate
and drain [45]. A broadband distributed DPA architecture
was proposed in [46], in which two DPAs with their driver
amplifiers are used in the single-ended dual-fed distributed
structure without the need for two-way power divider and
combiner, shown in Fig. 18. This architecture inherits some
features of the distributed amplifier including absorption of
the peaking amplifiers’ output capacitance into the output
transmission line. However, the output parasitic capacitance
of the carrier amplifiers and the impedance inverters still limit
the bandwidth. A GaN DPA reported in [46] provides average
power-added efficiency (PAE) of 15–25% in 2.06–2.22 GHz,
for a single-carrier WCDMA signal with 10-dB PAPR.
F. Dual-Input DPA
In the conventional DPA, the two transistors exhibit dif-
ferent drain current profile, gain, and input impedance. Sev-
eral analog techniques have been proposed to mitigate these
Carrier 1
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Fig. 18. The distributed two-way DPA architecture.
issues, including uneven input power splitting, asymmetric
DPA architecture, and adaptive gate biasing [10]. A generic
approach is to consider the DPA as a dual-input amplifier
where magnitude and phase of each input signal can be
controlled separately to achieve the optimal operation. The
DPA bandwidth can be extended by a frequency-dependent
input signal distribution. The efficiency and gain of the DPA
can be improved by an adaptive input signal splitting where
most of the input power is delivered to the carrier transistor
at back-off, while a larger portion is directed into the peaking
transistor at peak power [10], [47], [48], [49], [50]. A dual-
input DPA can be integrated into a transmitter system to
enable digital control of the two input signals with input
power and frequency, shown in Fig. 19. This architecture
also facilitates implementation of digital pre-distortion (DPD)
algorithms to mitigate the DPA nonlinearity. However, the
extra signal processing overhead can limit its application in
5G wireless transmitters with large modulation bandwidths
and operation at mm-wave bands.
In [49], a 1–3 GHz dual-RF input PA based on Doherty-
Outphasing continuum was proposed, where relative amplitude
and phase of the two input signals are optimally controlled.
The DPA circuit designed using GaN HEMTs is shown in
Fig. 20. The broad bandwidth is achieved by absorbing para-
sitic capacitances of the transistors into the matching circuits
and further by using stepped impedance transformers. The
DPA achieves 45–68% efficiency at peak power and 48–65%
efficiency at 6-dB back-off in 1–3 GHz (100%). Almost the
same efficiency is obtained at the peak power and back-off as
a result of optimum relative amplitude/phase of the two input
signals.
G. Transformer-Based Power Combining PA
A transformer-based voltage combiner was proposed in [51]
to combine RF power generated from several low-voltage
CMOS amplifiers. The output combiner circuit, shown in
Fig. 21, operates as a series voltage adder, where the required
output power can be controlled by turning the unit amplifiers
on and off. This architecture can modulate the load impedance
seen by each unit amplifier. The bandwidth is limited by output
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Fig. 20. The broadband dual-input DPA circuit using stepped impedance
transformers reported in [49].
parasitic capacitances of the unit amplifiers, switches, and the
transformer.
A 2.4-GHz PA implemented in a 0.13-µm CMOS process
achieves 27 dBm peak output power with 32% drain efficiency
at saturation. At 2.5 dB output power back-off, i.e., when one
of the four unit amplifiers is turned off, the drain efficiency is
31.5%, very close to the drain efficiency at peak power. This
PA architecture can provide broad bandwidth by combining
small wideband PA cells. Moreover, it can be used to realize
reconfigurable transmitters that their output power level can
be controlled according to the operation scenario.
H. Transformer-Less Load Modulation PA
A transformer-less load modulation architecture is intro-
duced in [52], [53], [54] which does not require bandwidth-
limiting transmission line impedance transformers or offset
lines. The load modulation is performed by broadband output
matching networks that transform two load impedances into
the optimum values at both peak power and back-off [52].
The PA architecture based on this technique is shown in
Fig. 22. The carrier amplifier’s matching network is designed
to present an optimum impedance to the transistor for maxi-
mum efficiency at back-off. It also provides a close to optimum
impedance at peak power. The peaking amplifier’s matching
network provides an optimum impedance to the transistor at
peak power. It should also exhibit a high output impedance at
back-off to prevent power leakage from the carrier amplifier.
Finally, the output currents of the two amplifiers should be
Fig. 21. Conceptual transformer-based power combining PA [51].
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Fig. 22. Broadband transformer-less load modulation PA architecture [52].
in-phase at the peak power for proper power combining. This
condition can be satisfied with phase alignment networks at
the amplifiers inputs. Using this architecture, a GaN PA is
designed with 40-45% drain efficiency at 6-dB back-off in
2.0–2.45 GHz (20%). In [54], a GaN PA with series-connected
load is designed using the similar technique. It achieves 20–
50% drain efficiency at 6-dB back-off in 1.6–2.0 GHz (22%).
IV. INTEGRATED CIRCUIT DESIGN OF DPA
From the standpoint of 5G user equipment (UE) and small-
cell base stations, an IC implementation of the DPA is desired
from size/volume reasons. Moreover, with the allocation of
mm-wave frequency bands to 5G, IC realization is essential
to achieve high performance in the presence of high parasitic
components and losses. However, most of the DPAs presented
above operate at relatively low frequencies (< 4 GHz in Table
11
I) and are implemented as discrete-component circuits where
losses and size of passive components are not the most
important concerns. The design of broadband IC DPAs is
more challenging than that of the conventional broadband
high-efficiency PAs [55], [56], since extra conditions must be
satisfied at the peak and back-off output power levels. There
are several issues that should be considered in the IC design
of broadband DPAs to address the 5G requirements:
1) Parasitic capacitances can degrade the gain and limit the
bandwidth.
2) Losses in transistors and passive components, mainly
transmission lines and inductors, degrade the efficiency.
3) Size of quarter-wavelength transmission lines and induc-
tors in the impedance inverter and input power splitter
can become excessively large for IC implementations.
4) Current density limitation of the transmission lines im-
pose constraints on their minimum width and hence limit
the maximum realizable characteristic impedance.
5) Specific IC design rules, e.g., minimum spacing and
density of metal layers, can degraded performance of the
DPA by limiting the coupling coefficient of transformers
and the quality factor of inductors.
6) Low gain of the class-C biased peaking transistor in high
frequencies degrades the DPA gain and efficiency.
7) Mismatch in the gain and phase responses of the car-
rier and peaking amplifiers, arising from their different
bias conditions, makes it challenging to achieve high
efficiency at broad bandwidth.
8) In the presence of process variations and mismatches
between the two amplifier paths, it is difficult to maintain
amplitude and phase linearity in a wide power range,
which is an essential requirement for the 5G complex-
modulated signals.
9) Large PAPR of 5G signals, e.g., 9.6 dB for 64-
QAM with OFDM, requires an asymmetric DPA struc-
ture, which as discussed in Section II-A has a larger
impedance transformation ratio at back-off and hence
narrower bandwidth. Moreover, the peaking transistor
would have larger parasitic capacitances that further
limit the bandwidth.
These issues render the techniques discussed so far in this
paper less effective, if not impractical, for the integrated DPAs
and indicate the need for further research. In this section,
we present a review of integrated DPAs in RF and mm-wave
frequency bands.
A. RF Bands
The sub-6 GHz frequency band, including both unlicensed
and various licensed spectra, will be deployed in 5G, especially
for delivering fixed wireless services at long distances. The
available design techniques for IC DPAs are investigated here
to provide insights for further 5G developments. A broadband
DPA implemented in a GaAs HBT process [57] is shown
in Fig. 23. Output parasitic capacitances of the transistors
are absorbed into the lumped-element output network. The
inductors are implemented off-chip to lower their losses. For
a 10-MHz LTE signal with 7.5 dB PAPR, the DPA delivers
an average output power of 27.5 dBm and the PAE of 36% at
1.85 GHz. The average PAE of over 30% is obtained in 1.6–
2.1 GHz (27%). A similar approach was used in [58] to design
a broadband DPA in a 0.25-µm GaN-HEMT MMIC process.
The output network is designed to provide the same impedance
transformation ratio for both the carrier and peaking amplifiers.
The DPA achieves average drain efficiency of 46–53% and
average output power of 33.1 dBm in 2.1–2.7 GHz (25%) for
a 10-MHz LTE signal with 7.2 dB PAPR.
In [59], a compact impedance-inverter network was pro-
posed using a Tee-structure of transmission lines and output
parasitic capacitances of the transistors (Fig. 24). A DPA is
fabricated using a 0.25-µm GaN-HEMT MMIC process, and
achieves the peak output power of 35 dBm, PAE of 38–50%
at peak power and 24–37% at 9 dB back-off, in 6.8–8.5 GHz
(22%).
A broadband 0.25-µm GaN-HEMT MMIC DPA based on
the modified load-modulation network is presented in [60].
The DPA circuit is shown in Fig. 25, where a power combin-
ing network absorbs drain-source parasitic capacitances and
provides asymmetric drain biases for the transistors. A Lange
coupler is used as the input power splitter with broadband
quadrature-phase response. The DPA provides 36 dBm peak
power and 31–39% PAE at 9 dB back-off in 5.8–8.8 GHz
(41%).
B. mm-Wave Bands
With the extensive deployment of mm-wave frequencies
envisioned in 5G, new PA design approaches have been
developed, e.g., [61], [62], and more research activities are
expected in mm-wave DPAs. There are only a few reports of
DPAs at mm-wave frequencies to date [63]-[69].
One of the key issues in mm-wave DPAs are high losses
of the quarter-wave transmission lines which degrade the gain
and PAE. In [63], an active phase-shift DPA architecture was
proposed where the quarter-wave transmission line at input of
the peaking transistor is replaced with a preamplifier. The DPA
implemented in a 45-nm SOI CMOS process provides 18 dBm
output power, 23% peak PAE, 17% PAE at 6 dB back-off, and
7 dB gain at 42 GHz. The bandwidth of this architecture can
be extended by using a broadband load for the preamplifier.
A mm-wave transformer-based DPA was proposed in [64].
The circuit is shown in Fig. 26, where an asymmetric series
power-combiner with an LC tuning circuit at output of the
auxiliary amplifier is used to achieve broadband performance.
Moreover, each amplifier is implemented as two parallel
branches with smaller devices to further extend the bandwidth.
A 40-nm CMOS DPA designed using this technique achieves
3-dB bandwidth of 60–81 GHz (30%). The output power of
20.1 dBm and peak PAE of 11.4% are maintained over 58–77
GHz. The 6-dB back-off PAE is 7% at 72 GHz.
In [65], a two-section peaking network architecture is
adopted to design a broadband DPA that covers multiple mm-
wave 5G frequency bands. The transmission lines are replaced
by lumped-element circuits, as shown in Fig. 27, in which
two pairs of coupled inductors, L1-L2 and L3-L2, are realized
as transformers. The DPA circuit is composed of differential
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Fig. 23. Broadband DPA circuit implemented in a GaAs HBT process [57].
Fig. 24. The impedance inverter network and 0.25-µm GaN-HEMT MMIC DPA reported in [59].
Fig. 25. The 0.25-µm GaN-HEMT MMIC DPA reported in [60].
output and driver amplifier stages, input quadrature hybrid, and
varactor-loaded transmission lines to adjust the relative phase
shift of the carrier and peaking paths. A power-aware adaptive
uneven-feeding scheme is used to gradually deliver more
power to the peaking amplifier as the input power increases.
Different varactor settings are used for 28, 37, and 39 GHz
bands. The DPA, implemented in a 130-nm SiGe BiCMOS
process, achieves 3-dB small-signal gain bandwidth of 23.3–
39.7 GHz (52%), and 1-dB saturated output power bandwidth
of 28–42 GHz (40%), collectively in the two settings. The
DPA also demonstrates 17 dBm peak output power, 20–23%
peak PAE, and 13–17% PAE at about 6-dB back-off.
A promising technique for simultaneous frequency and
back-off reconfigurability in a mm-wave PA was proposed in
[70]. It is shown that using an asymmetric power combiner
that exploits the interactions of PA cells, optimal impedances
can be synthesized across the frequency and back-off recon-
figuration. Shown in Fig. 28, the output power level can be
controlled by switching the PA cells, while the impedance
presented to the PA cells is dependent on phase of the signals
in all paths. Therefore, phase of the input signals can be
adjusted to achieve a broadband operation at a given output
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Fig. 26. Transformer-based DPA implemented in a 40-nm CMOS process [64].
Fig. 27. The mm-wave multi-band DPA implemented in a 130-nm SiGe
BiCMOS process [65].
Fig. 28. The PA architecture with simultaneous reconfigurable frequency and
back-off, implemented in a 130-nm SiGe BiCMOS process [70].
power level. This architecture can be considered as a general-
ized combination of the dual-input DPA and transformer-less
load modulated PA discussed in Section III. A PA is designed
using this technique with two combined paths, each composed
of eight PA cells, and adopts an input phase-shift network
based on a variable delay line with a varactor bank. The PA,
implemented in a 130-nm SiGe BiCMOS process, provides
peak output power of 23.7 dBm, peak efficiency of 34.5%,
and 6-dB back-off efficiency of 16–22% across a broad mm-
wave band of 30–55 GHz (62%).
In summary, only a few of the bandwidth extension tech-
niques developed for the DPA are adopted in IC implementa-
tions. The bandwidth and efficiency of the developed IC DPAs
are also much lower than their discrete counterparts. While the
worse performance partially originates from the limitations
of IC processes, new approaches should be developed to
effectively use the available bandwidth extension techniques
in IC DPAs. For mm-wave bands, where effects of losses
and parasitic components are more critical, further research
is expected to architect high-performance DPAs.
V. CONCLUSION
The Doherty PA (DPA) is a promising architecture for 5G
wireless transmitters that enables efficient amplification of
complex-modulated signals with large PAPR. To accommo-
date the unprecedented increase of data rates and frequency
bands envisioned in 5G, the bandwidth of the DPA should
be extended. In this paper, we presented a comprehensive
review of the DPA bandwidth enhancement techniques and
broadband design methodologies published in the literature.
Many techniques have been developed for low-frequency
discrete DPA circuits and most of them cannot be directly
employed in IC implementations. This indicates the need for
further research to develop broadband design techniques that
address challenges and limitations of IC processes. From the
techniques investigated in Section III, the DPA with modified
impedances of transmission lines is a feasible architecture for
IC implementation. The two-section peaking network needs
three quarter-wavelength transmission lines that normally take
excessive on-chip area. However, as shown in Section IV, it is
possible to derive equivalent lumped-element circuits with a
compact IC realization. The DPA with short-circuited stub can
be implemented on chip and can absorb parasitic capacitance
of the peaking transistor into the stub circuit. The dual-input
DPA architecture is useful in transmitter systems where signal
modulation, pre-distortion, and conditioning can be performed
in digital domain and applied to the DPA to improve its
performance. The transformer-based power combining PA,
originally developed for IC PAs, can be effectively used at
mm-wave frequencies. The transformer-less load modulation
of PA can also be adopted in IC DPAs, as the large impedance
inverters can be replaced by lumped-element circuits. It is
expected that more research activities will be attracted to the
design of integrated DPA circuits in the future, specially at
14
mm-wave frequencies, in order to address the requirements of
5G wireless transmitters.
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